Transactional Memory(English, Paperback, Harris Tim)

Transactional Memory(English, Paperback, Harris Tim)

  • Harris Tim
Publisher:Morgan & Claypool PublishersISBN 13: 9781608452354ISBN 10: 1608452352

Paperback & Hardcover deals ―

Amazon IndiaGOFlipkart ₹ 2678SnapdealGOSapnaOnlineGOJain Book AgencyGOBooks Wagon₹1,103Book ChorGOCrosswordGODC BooksGO

e-book & Audiobook deals ―

Amazon India GOGoogle Play Books ₹45Audible GO

* Price may vary from time to time.

* GO = We're not able to fetch the price (please check manually visiting the website).

Know about the book -

Transactional Memory(English, Paperback, Harris Tim) is written by Harris Tim and published by Morgan & Claypool Publishers. It's available with International Standard Book Number or ISBN identification 1608452352 (ISBN 10) and 9781608452354 (ISBN 13).

The advent of multicore processors has renewed interest in the idea of incorporating transactions into the programming model used to write parallel programs. This approach, known as transactional memory, offers an alternative, and hopefully better, way to coordinate concurrent threads. The ACI (atomicity, consistency, isolation) properties of transactions provide a foundation to ensure that concurrent reads and writes of shared data do not produce inconsistent or incorrect results. At a higher level, a computation wrapped in a transaction executes atomically - either it completes successfully and commits its result in its entirety or it aborts. In addition, isolation ensures the transaction produces the same result as if no other transactions were executing concurrently. Although transactions are not a parallel programming panacea, they shift much of the burden of synchronizing and coordinating parallel computations from a programmer to a compiler, to a language runtime system, or to hardware. The challenge for the system implementers is to build an efficient transactional memory infrastructure. This book presents an overview of the state of the art in the design and implementation of transactional memory systems, as of early spring 2010.