* Price may vary from time to time.
* GO = We're not able to fetch the price (please check manually visiting the website).
Proceedings, the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, November 13-15, 1995, Lafayette, Louisiana is written by IEEE Computer Society and published by . It's available with International Standard Book Number or ISBN identification 0818671076 (ISBN 10) and 9780818671074 (ISBN 13).
An invited talk recounts Intel's experience with increasing die yield through CAD algorithms, and a panel discussion examines tools for the extracting of critical areas for a yield analysis of VLSI design. Others of the 34 papers cover critical area analysis, defect sensitivity and reliability, fault tolerant architectures and arrays, yield projection and enhancement, fault tolerant and testing techniques, and self-checking and coding techniques. No subject index. Annotation copyright by Book News, Inc., Portland, OR.